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Abstract - This paper presents a novel technique to achieve fast calibration of the 
voltage-controlled oscillator (VCO) into the optimum subband of operation. The pro­
posed technique is pre-dominantly digital thus exhibiting low power/area requirements, 
in addition to greatly reduced calibration times, suitable for application in lower tech­
nology nodes. To verify the proposed technique the VCO and corresponding calibration 
circuitry is modelled as part of a charge-pump phase locked loop (CP-PLL) in UMC's 
90nm process. VCO operation is split into 16 different subbands (i.e. 4-bit calibration) 
with each subband exhibiting a gain (Kvco) of � 50MHz/V to achieve an overall tuning 
range of � 10%. Through application of the proposed technique, calibration into the 
optimum subband of VCO operation is shown to occur in minimal time. 
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I INTRODUCTION 
Phase-locked loops (PLLs) are important building 
blocks in modern communication systems. At the 
heart of a PLL is the voltage-controlled oscillator 
(VeO), which oscillates at the desired frequency, 
controlled by a control voltage. In order to account 
for process, voltage and temperature (PVT) vari­
ation in the veo operation, and to support mul­
tistandard operation, the veo is required to have 
a sufficiently large frequency range. This large 
frequency range coupled with the reduced supply 
voltages that accompany modern nanoscale tech­
nologies, implies the use of a veo with a high 
gain (Kvco - frequency change per volt). Large 
K vco values degrade noise performance as any 
noise on the veo control line (Vctrl) will lead to 
greater frequency excursions on the output and 
larger magnitude spurious frequencies (spurs) on 
the output signal. Such spurs are highly undesir­
able as they create interference which can be par­
ticularily problematic for PLLs operating as fre­
quency synthesizers [1]. 
This issue can be addressed by dividing the tun-
ing range into discrete smaller bands (subbands) 
such that a wide frequency range can be realised 
with a small K vco within each band [2]. As shown 
in Fig. 1, the original tuning curve is subdivided 
into 2 n discrete subands, each exhibiting a small 
Kvco, with each subband selectable via an n-bit 
digital word. The n-bit word switches in a particu­
lar capacitor for the Le tank (in this case, though 
it could also select a "slugger" capacitor for a ring 
oscillator-type yeO) to put the veo into a de­
sired frequency band. 
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Fig. 1: Subbanding of single VCO tuning curve 
In order to select the optimum sub band for the 
desired frequency, calibration circuitry is required. 
This represents a power, area and most impor-
tantly time overhead to the system as it adds to 
the PLL locking time. For systems requiring fre­
quent switching, such as frequency hopping sys­
tems commonly used in today's wireless systems, 
these calibration times must be minimised. 
In this paper we present a novel technique suit­
able for low feature size technology nodes that 
achieves fast calibration of veo operation into 
the optimal subband. The paper is organised as 
follows: Section II reviews current published work 
relating to veo subband calibration, section III 
describes the novel fast veo calibration technique 
in detail, with the model used to demonstrate the 
technique being presented in section IV. Simula­
tion results are then presented in section V with a 
final conclusion presented in section VI. 
II REL ATED WORK 
Current approaches to subband calibration focus 
on finding the optimum veo sub band by either: 
1. Measuring the veo frequency (fveo) for a 
desired control voltage 
2. Measuring the veo control voltage (Vctrl) 
when the PLL is in lock 
In [3], approach 1 is taken and fveo is measured, 
by counting cycles and comparing to counts of 
the reference clock, fret, with Vctrl clamped to 
V dd/2, to determine if fveo is within a speci­
fied frequency window determined by end applica­
tion requirements. The advantage of this approach 
is that it is predominantly digital and thus more 
suited to lower technology nodes, with its main 
disadvantage being long calibration times due to 
the large number of counts required in the com­
parison process. In [4], approach 2 is used and 
Vctrl is monitored for a given input reference fre­
quency (fre!) to see if it lies within a specified 
voltage window determined by the available tun­
ing range. The disadvantage of this approach is 
that it requires two identical PLL loops, thus mak­
ing it less suited to lower technology nodes where 
device mismatch increases [5],[6]. In addition, the 
PLL loop must settle each time an adjustment is 
made to the subband control word before Vctrl can 
be measured leading to long calibration times. An 
improvement to this approach is presented in [7] 
where only one loop is employed thus removing er­
rors arising from mismatches between loops and re­
ducing area. Nevertheless, the PLL loop still needs 
time to settle before each measurement of Vctrl, 
leading to similar prolonged calibration times. In 
addition, both [4] and [7] employ comparators for 
Vctrl monitoring leading to concerns regarding off­
set voltages for lower technology nodes. An al­
ternative approach is presented in [8] where fveo 
is monitored by directly converting signal periods 
into voltages, thereby eliminating the need of wait­
ing for loop settling times or long counts in the 
comparison process. The advantage of this is fast 
calibration « 4 fJ,s) with the disadvantage being 
the complex circuitry needed to achieve it. The re­
sulting calibration circuitry is area and power con­
suming, places heavy demands on matching and 
employs comparators, making it less suited to low 
power applications fabricated in lower technology 
nodes. 
III PROPOSED FAST veo FRE QUENCY 
CALIBRATION TECHNIQUE 
The proposed novel fast veo frequency calibra­
tion technique aims at achieving fast calibration 
times through a modified version of the approach 
reported in [3]. This predominantly digital ap­
proach thus achieves fast veo frequency calibra­
tion, with low power/area requirements, suitable 
for lower technology nodes. In [3], frequencies were 
compared in a digital counter, whereby a large 
number of counts was required to guarantee the 
required fveo was calibrated to within a specified 
degree of accuracy. This resulted in calibration 
times defined by: 
Teal = 
2n . 100 
fre!· %eal 
(1) 
where calibration time, calibration resolution, 
input reference frequency and required percentage 
accuracy are represented by Teal, n, fret and %eal 
respectively. 
The proposed technique achieves an effective up­
sampling of the input reference frequecy by a fac­
tor of M. This means the system counts M times 
faster to a specified accuracy thereby reducing Teal 
by the same amount, as shown in (2): 
Teal = 
2n . 100 
M . fret . %eal 
(2) 
The block diagram for the proposed system is 
shown in Fig. 2. 
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Fig. 2: Block diagram of the proposed calibration system 
Shown in Fig. 2 is a standard Charge Pump PLL 
(CP-PLL) loop consisting of a phase frequency de­
tector (PFD), charge pump (CP), loop filter (LF), 
voltage-controlled oscillator (VCO) and integer N 
feedback divider UN). Additional to this is the 
VCO calibration loop which consists of an integer 
N/M feedback divider U(N/M)), digital counter 
and digital logic. This "dual loop system" gives 
rise to two feedback frequencies - the standard 
feedback frequency (j !bstd) required for normal op­
eration of the PLL, and the calibration feedback 
frequency (j!beal) required for calibrating the VCO 
to operate within the optimal subband. As shown 
below, iJbeal is effectively an upsampled version of 
ire! by a factor of M: 
ivco 
iJbstd = ---y;:;:- = ire! (3) 
ivco ivco 
iJbeal = N / M = M· ---y;:;:- = M 
. ire! (4) 
Upon start up, or whenever a frequency hop oc­
curs, SW1 opens to disable the PLL loop and SW2 
closes to clamp Vctrl to Vdd/2. The feedback signal 
iJbeal and the reference clock ire! are then counted 
to determine whether the feedback signal is at the 
correct rate. Due to the effective upsampling of 
the calibration feedback loop, and the required ac­
curacy, overflow values for each counter are defined 
as: 
100 100 
OVeal = � ovre! = M o/c (5) lOcal . Oeal 
where overflow counter values for iJbeal and ire! 
are represented by OVeal and ovre! respectively. 
When the reference counter reaches ovre!' the 
feedback counter is stopped and its value compared 
with OVeal to determine whether the VCO is oper­
ating within the optimal subband. If iJbeal is less 
than OVeal, an incrementally faster setting is cho­
sen, if too high, a slower setting is selected. Once 
the correct subband has been found, calibration is 
complete and SW2 opens to disable the calibra­
tion loop and SW1 closes enabling the PLL loop 
for normal operation. As comparisons only occur 
when a counter reaches OVre!' Teal is determined 
by it. Therefore the M term introduced into the 
denominator of ovre! by the effective upsampling 
process results in a direct reduction of Teal by a 
factor of M. 
For example, taking the same parameters as pre­
sented in [8], one has n = 3, %eal = 1% and ire! 
= 40 MHz. Setting M = 10 results, from (4), in 
an effective upsampling by a factor of 10 which, 
from (2), results in a final Teal of 2 f-ls. This leads 
to the requirement of a counter operating at 400 
MHz, achievable for on-chip logic fabricated at the 
smaller technology nodes. 
IV CIRCUIT DESCRIPTION 
To verify the proposed technique, a PLL with fast 
VCO frequency calibration is being designed for 
implementation on UMC's 1P9M 90nm process. 
The full design is a CP-PLL with a calibrated 
charge pump and LC-tank VCO; with ire! and 
ivco set to 40 MHz and 4.8 GHz respectively. A 
standard PFD is used, consisting of a pair of D­
type flip flops (D-FF) with outputs connected to 
the reset inputs of both D-FF's through an AND 
gate and delay cell. These gate delays introduce 
a delay time (!ltpd) of Ins. A differential CP is 
employed due to its superior performance over its 
single-ended counterparts [9]. The modelled differ­
ential CP is taken from [10] with lep set to 100f-lA. 
A 2nd-order LF is modelled to minimise noise on 
Vctrl' with pole and zero positions set to � 2.7 
and 0.4 times the loop bandwidth (wn) to achieve 
a phase margin of 49° [11]. The loop bandwidth, 
Wn, is set to 20 kHz to minimise the overall noise 
of the PLL. Increasing the number of subbands 
indefinitely increases complexity and does not re­
sult in a corresponding improvement in phase noise 
performance [12] - in practice, the subbanding 
capacitors become impractically small and compa­
rable with circuit parasitic capacitances. For this 
work, 4-bit calibration is employed, with the 16 
switchable capacitors placed in a switched capaci­
tor array (SCA), as shown below in Fig. 3. With 
the 16 subbands, a K vco of � 50 MHz/V is used 
to achieve a VCO tuning range of 10% (to allow 
for some subband overlap). 
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Fig. 3: YCO block diagram with 4-bit SCA 
The integer feedback constants are set to N = 
120 and M = 10 for the desired ire! and up­
sampling ratio. The digital control logic for im­
plementing the algorithm has been implemented 
in Verilog and synthesised to a 90nm cell library, 
yielding a gatecount of < 1000. 
V SIMULATION RESULTS 
The full PLL has been simulated in ADMS, a 
mixed-mode simulator, with the digital sections 
described in Verilog and the analog sections in a 
mixture of VHDL-AMS and SPICE-level compo­
nents. On start-up or after loss of lock, the VCO 
is set to its correct subband using the algorithm 
outlined above. The steps are: 
1. Connect Vctrl to mid-scale voltage 
2. Set control word to mid value 
3. Set feedback divider to give iJbcal 
4. Count reference and feedback cycles 
5. Increment or decrement control word and re­
peat counts until desired frequency reached 
6. Set feedback divider to give the normal iJb 
A plot of simulated results is shown in Fig. 4. 
Shown in the Figure are (from top to bottom): 
• VCO control word 
• Reference counter - refCnt 
• Feedback counter - vcoCnt 
• Mux control signal VCO input voltage and 
feedback divider setting 
• Feedback signal 
• Reference input 
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Fig. 4: Simulation of VCO Subbanding Scheme 
In this case, we have an input reference clock 
of 40MHz, a nominal VCO frequency of 4.8GHz, 
4-bit tuning of the VCO and an M of 10, meaning 
that OVcal is 10 x the value of ovre! and the iJbcal 
frequency is 400MHz. To obtain 0.4% frequency 
accuracy, we count up to 25 on the ire! counter 
and check for 250 on the iJbcal counter. 
In the plot, it can be seen that the VCO con­
trol word changes from 256 to 32, corresponding 
to VCO control bits 8 down to 5 being selected 
in turn, switching in different VCO configurations 
- in this case, higher bits control faster configu­
rations, vcoCtrl[O] selecting the highest oscillation 
frequency and vcoCtrl[15] the slowest. 
When refCnt reaches 25, the value on vcoCnt is 
checked; this should be 250. In the simulation, the 
values on vcoCnt are 253, 252, 251 and 250 for the 
vcoCtrl control words used. When a count of 250 is 
reached, the algorithm finishes and the mux setting 
for the VCO input is switched to reconnect the 
normal PLL loop. At the same time, the feedback 
divider is changed back to 120 and the feedback 
signal is seen to change back to close to 40MHz, to 
be exactly set by the PLL loop. 
For this case, the time taken is 2.5 Its, for 0.4% 
accuracy and four count iterations. The maximum 
number of iterations is eight, starting at the mid­
point VCO control setting. For 1 % frequency ac­
curacy, we would count to 10 (ovre!) and have a 
target of 100 for iJbcal and the time taken would 
be 40% of the present simulation, i.e. 1 its. 
To compare with the approaches in section II; 
approach 1, as used by [3] counts frequency di­
rectly without any effective upsampling, meaning 
that each conversion will take 100 counts of ire! 
for 1% accuracy, whereas our scheme would take 
10 cycles of ire! . Approach 2, as used by [4] de­
pends on the loop bandwidth, which will be some­
what slower, taking an estimated ([8]) 30 ire! cy­
cles. The time-to-voltage conversion proposed by 
[8] offers similar speed to the upsampled counting 
(8 cycles of ire!) at the expense of extra analog 
circuitry. 
VI CONCLUSION 
In this paper a novel technique for fast VCO sub­
band calibration is presented. The proposed tech­
nique is based on effective upsampling of the ref­
erence input such that the time taken to find opti­
mal subband of operation is greatly reduced. Mod­
elled with a 4.8GHz CMOS PLL in UMC's 90nm 
process, this novel approach has been shown to 
yield reduced calibration times over previouly re­
ported architectures. Unlike previously reported 
analog-based solutions, this technique employs a 
predominantly digital approach which exhibits low 
power/area requirements and is more suited to 
lower technology nodes. This technique is there­
fore suitable for high performance systems requir­
ing fast and frequent calibration, such a frequency 
hopping systems commonly used in todays wireless 
communications systems. 
ACKNOWLEDGMENTS 
The authors would like to thank Enterprise Ire­
land and the Microelectronics Competence Cen­
tre of Ireland for funding of this research and 
G. Szczepkowski for fruitful discussions regarding 
VCOs. Also, they thank the anonymous reviewers 
for some comments which have helped to improve 
the paper. 
REFERENCES 
[1] B. Razavi, "A Study of Phase Noise in CMOS 
Oscillators," IEEE Journal of Solid-State Cir­
cuits, vol. 31, pp. 331 - 343, March 1996. 
[2] A.Kral, F. Behbahani, and A. Abidi, "RF­
CMOS Oscillators with Switched Tuning," 
IEEE Custom Integrated Circuits Conference, 
pp. 555 - 558, 1998. 
[3] W. Wilson, U. Moon, K. Lakshmikumar, 
and L.Dai, "A CMOS Self-Calibrating Fre­
quency Synthesizer," IEEE Journal of Solid­
State Circuits, vol. 35, pp. 1437 - 1444, Octo­
ber 2000. 
[4] T. Lin and W. Kaiser, "A 900-MHz 2.5-mA 
CMOS Frequency Synthesizer with an Au­
tomatic SC Tuning Loop," IEEE Journal of 
Solid-State Circuits, vol. 36, pp. 424 - 431, 
March 2001. 
[5] M. Pelgrom, H. Tuinhout, and M. Vertregt, 
"Transistor Matching in Analog CMOS Ap­
plications," International Electron Devices 
Meeting, pp. 915 - 918, 1998. 
[6] A. Annema, B. Nauta, R. van Langevelde, 
and H. Tuinhout, "Analog Circuits in Ultra­
Deep-Submicron CMOS," IEEE Journal of 
Solid-State Circuits, vol. 40, pp. 132 - 143, 
January 2005. 
[7] A. Aktas and M. Ismail, "CMOS PLL Cali­
bration Techniques," IEEE Circuits and De­
vices Magazine, vol. 20, pp. 6 - 11, Septem­
ber/October 2004. 
[8] T. Lin and Y. Lai, "An Agile VCO Frequency 
Calibration Technique for a 10-GHz CMOS 
PLL," IEEE Journal of Solid-State Circuits, 
vol. 42, pp. 340 - 349, February 2007. 
[9] W. Rhee, "Design of High-Performance 
CMOS Charge Pumps in Phase-Locked 
Loops," International Symposium on Circuits 
and Systems, vol. 2, pp. 545 - 548, June 1999. 
[10] Y. Liu, W. Rhee, D. Friedman, and D. Ham, 
"All-Digital Dynamic Self-Detection and Self­
Compensation of Static Phase Offsets in 
Charge-Pump PLLs," International Solid­
State Circuits Conference, pp. 176 - 177, 
February 2007. 
[11] M. Keaveney, P. Walsh, M. Tuthill, C. Lyden, 
and B. Hunt, "A 10MS Fast Switching PLL 
Synthesizer for a GSM/EDGE Base-Station," 
International Solid-State Circuits Conference, 
vol. 47, pp. 192 - 193, February 2004. 
[12] A. Berny, A. Niknejad, and R. Meyer, "A 1.8-
GHz LC VCO With 1.3-GHz Tuning Range 
and Digital Amplitude Calibration," IEEE 
Journal of Solid-State Circuits, vol. 40, pp. 
909 - 917, April 2005. 
